Naming and coding style convention, new linter tool. (#945)
* Makefile, Scripts: new linter * About: remove ID from IC * Firmware: remove double define for DIVC/DIVR * Scripts: check folder names too. Docker: replace syntax check with make lint. * Reformat Sources and Migrate to new file naming convention * Docker: symlink clang-format-12 to clang-format * Add coding style guide
This commit is contained in:
あく
GitHub
Executable → Regular
+80
-48
@@ -20,7 +20,6 @@
|
||||
*
|
||||
******************************************************************************/
|
||||
|
||||
|
||||
/*
|
||||
* PROJECT: ST25R3916 firmware
|
||||
* Revision:
|
||||
@@ -67,48 +66,82 @@
|
||||
******************************************************************************
|
||||
*/
|
||||
|
||||
#define ST25R3916_IRQ_MASK_ALL (uint32_t)(0xFFFFFFFFUL) /*!< All ST25R3916 interrupt sources */
|
||||
#define ST25R3916_IRQ_MASK_NONE (uint32_t)(0x00000000UL) /*!< No ST25R3916 interrupt source */
|
||||
#define ST25R3916_IRQ_MASK_ALL \
|
||||
(uint32_t)(0xFFFFFFFFUL) /*!< All ST25R3916 interrupt sources */
|
||||
#define ST25R3916_IRQ_MASK_NONE \
|
||||
(uint32_t)(0x00000000UL) /*!< No ST25R3916 interrupt source */
|
||||
|
||||
/* Main interrupt register */
|
||||
#define ST25R3916_IRQ_MASK_OSC (uint32_t)(0x00000080U) /*!< ST25R3916 oscillator stable interrupt */
|
||||
#define ST25R3916_IRQ_MASK_FWL (uint32_t)(0x00000040U) /*!< ST25R3916 FIFO water level interrupt */
|
||||
#define ST25R3916_IRQ_MASK_RXS (uint32_t)(0x00000020U) /*!< ST25R3916 start of receive interrupt */
|
||||
#define ST25R3916_IRQ_MASK_RXE (uint32_t)(0x00000010U) /*!< ST25R3916 end of receive interrupt */
|
||||
#define ST25R3916_IRQ_MASK_TXE (uint32_t)(0x00000008U) /*!< ST25R3916 end of transmission interrupt */
|
||||
#define ST25R3916_IRQ_MASK_COL (uint32_t)(0x00000004U) /*!< ST25R3916 bit collision interrupt */
|
||||
#define ST25R3916_IRQ_MASK_RX_REST (uint32_t)(0x00000002U) /*!< ST25R3916 automatic reception restart interrupt */
|
||||
#define ST25R3916_IRQ_MASK_RFU (uint32_t)(0x00000001U) /*!< ST25R3916 RFU interrupt */
|
||||
#define ST25R3916_IRQ_MASK_OSC \
|
||||
(uint32_t)(0x00000080U) /*!< ST25R3916 oscillator stable interrupt */
|
||||
#define ST25R3916_IRQ_MASK_FWL \
|
||||
(uint32_t)(0x00000040U) /*!< ST25R3916 FIFO water level interrupt */
|
||||
#define ST25R3916_IRQ_MASK_RXS \
|
||||
(uint32_t)(0x00000020U) /*!< ST25R3916 start of receive interrupt */
|
||||
#define ST25R3916_IRQ_MASK_RXE \
|
||||
(uint32_t)(0x00000010U) /*!< ST25R3916 end of receive interrupt */
|
||||
#define ST25R3916_IRQ_MASK_TXE \
|
||||
(uint32_t)(0x00000008U) /*!< ST25R3916 end of transmission interrupt */
|
||||
#define ST25R3916_IRQ_MASK_COL \
|
||||
(uint32_t)(0x00000004U) /*!< ST25R3916 bit collision interrupt */
|
||||
#define ST25R3916_IRQ_MASK_RX_REST \
|
||||
(uint32_t)(0x00000002U) /*!< ST25R3916 automatic reception restart interrupt */
|
||||
#define ST25R3916_IRQ_MASK_RFU \
|
||||
(uint32_t)(0x00000001U) /*!< ST25R3916 RFU interrupt */
|
||||
|
||||
/* Timer and NFC interrupt register */
|
||||
#define ST25R3916_IRQ_MASK_DCT (uint32_t)(0x00008000U) /*!< ST25R3916 termination of direct command interrupt. */
|
||||
#define ST25R3916_IRQ_MASK_NRE (uint32_t)(0x00004000U) /*!< ST25R3916 no-response timer expired interrupt */
|
||||
#define ST25R3916_IRQ_MASK_GPE (uint32_t)(0x00002000U) /*!< ST25R3916 general purpose timer expired interrupt */
|
||||
#define ST25R3916_IRQ_MASK_EON (uint32_t)(0x00001000U) /*!< ST25R3916 external field on interrupt */
|
||||
#define ST25R3916_IRQ_MASK_EOF (uint32_t)(0x00000800U) /*!< ST25R3916 external field off interrupt */
|
||||
#define ST25R3916_IRQ_MASK_CAC (uint32_t)(0x00000400U) /*!< ST25R3916 collision during RF collision avoidance interrupt */
|
||||
#define ST25R3916_IRQ_MASK_CAT (uint32_t)(0x00000200U) /*!< ST25R3916 minimum guard time expired interrupt */
|
||||
#define ST25R3916_IRQ_MASK_NFCT (uint32_t)(0x00000100U) /*!< ST25R3916 initiator bit rate recognised interrupt */
|
||||
#define ST25R3916_IRQ_MASK_DCT \
|
||||
(uint32_t)(0x00008000U) /*!< ST25R3916 termination of direct command interrupt. */
|
||||
#define ST25R3916_IRQ_MASK_NRE \
|
||||
(uint32_t)(0x00004000U) /*!< ST25R3916 no-response timer expired interrupt */
|
||||
#define ST25R3916_IRQ_MASK_GPE \
|
||||
(uint32_t)(0x00002000U) /*!< ST25R3916 general purpose timer expired interrupt */
|
||||
#define ST25R3916_IRQ_MASK_EON \
|
||||
(uint32_t)(0x00001000U) /*!< ST25R3916 external field on interrupt */
|
||||
#define ST25R3916_IRQ_MASK_EOF \
|
||||
(uint32_t)(0x00000800U) /*!< ST25R3916 external field off interrupt */
|
||||
#define ST25R3916_IRQ_MASK_CAC \
|
||||
(uint32_t)(0x00000400U) /*!< ST25R3916 collision during RF collision avoidance interrupt */
|
||||
#define ST25R3916_IRQ_MASK_CAT \
|
||||
(uint32_t)(0x00000200U) /*!< ST25R3916 minimum guard time expired interrupt */
|
||||
#define ST25R3916_IRQ_MASK_NFCT \
|
||||
(uint32_t)(0x00000100U) /*!< ST25R3916 initiator bit rate recognised interrupt */
|
||||
|
||||
/* Error and wake-up interrupt register */
|
||||
#define ST25R3916_IRQ_MASK_CRC (uint32_t)(0x00800000U) /*!< ST25R3916 CRC error interrupt */
|
||||
#define ST25R3916_IRQ_MASK_PAR (uint32_t)(0x00400000U) /*!< ST25R3916 parity error interrupt */
|
||||
#define ST25R3916_IRQ_MASK_ERR2 (uint32_t)(0x00200000U) /*!< ST25R3916 soft framing error interrupt */
|
||||
#define ST25R3916_IRQ_MASK_ERR1 (uint32_t)(0x00100000U) /*!< ST25R3916 hard framing error interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WT (uint32_t)(0x00080000U) /*!< ST25R3916 wake-up interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WAM (uint32_t)(0x00040000U) /*!< ST25R3916 wake-up due to amplitude interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WPH (uint32_t)(0x00020000U) /*!< ST25R3916 wake-up due to phase interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WCAP (uint32_t)(0x00010000U) /*!< ST25R3916 wake-up due to capacitance measurement */
|
||||
#define ST25R3916_IRQ_MASK_CRC \
|
||||
(uint32_t)(0x00800000U) /*!< ST25R3916 CRC error interrupt */
|
||||
#define ST25R3916_IRQ_MASK_PAR \
|
||||
(uint32_t)(0x00400000U) /*!< ST25R3916 parity error interrupt */
|
||||
#define ST25R3916_IRQ_MASK_ERR2 \
|
||||
(uint32_t)(0x00200000U) /*!< ST25R3916 soft framing error interrupt */
|
||||
#define ST25R3916_IRQ_MASK_ERR1 \
|
||||
(uint32_t)(0x00100000U) /*!< ST25R3916 hard framing error interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WT \
|
||||
(uint32_t)(0x00080000U) /*!< ST25R3916 wake-up interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WAM \
|
||||
(uint32_t)(0x00040000U) /*!< ST25R3916 wake-up due to amplitude interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WPH \
|
||||
(uint32_t)(0x00020000U) /*!< ST25R3916 wake-up due to phase interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WCAP \
|
||||
(uint32_t)(0x00010000U) /*!< ST25R3916 wake-up due to capacitance measurement */
|
||||
|
||||
/* Passive Target Interrupt Register */
|
||||
#define ST25R3916_IRQ_MASK_PPON2 (uint32_t)(0x80000000U) /*!< ST25R3916 PPON2 Field on waiting Timer interrupt */
|
||||
#define ST25R3916_IRQ_MASK_SL_WL (uint32_t)(0x40000000U) /*!< ST25R3916 Passive target slot number water level interrupt */
|
||||
#define ST25R3916_IRQ_MASK_APON (uint32_t)(0x20000000U) /*!< ST25R3916 Anticollision done and Field On interrupt */
|
||||
#define ST25R3916_IRQ_MASK_RXE_PTA (uint32_t)(0x10000000U) /*!< ST25R3916 RXE with an automatic response interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WU_F (uint32_t)(0x08000000U) /*!< ST25R3916 212/424b/s Passive target interrupt: Active */
|
||||
#define ST25R3916_IRQ_MASK_RFU2 (uint32_t)(0x04000000U) /*!< ST25R3916 RFU2 interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WU_A_X (uint32_t)(0x02000000U) /*!< ST25R3916 106kb/s Passive target state interrupt: Active* */
|
||||
#define ST25R3916_IRQ_MASK_WU_A (uint32_t)(0x01000000U) /*!< ST25R3916 106kb/s Passive target state interrupt: Active */
|
||||
#define ST25R3916_IRQ_MASK_PPON2 \
|
||||
(uint32_t)(0x80000000U) /*!< ST25R3916 PPON2 Field on waiting Timer interrupt */
|
||||
#define ST25R3916_IRQ_MASK_SL_WL \
|
||||
(uint32_t)(0x40000000U) /*!< ST25R3916 Passive target slot number water level interrupt */
|
||||
#define ST25R3916_IRQ_MASK_APON \
|
||||
(uint32_t)(0x20000000U) /*!< ST25R3916 Anticollision done and Field On interrupt */
|
||||
#define ST25R3916_IRQ_MASK_RXE_PTA \
|
||||
(uint32_t)(0x10000000U) /*!< ST25R3916 RXE with an automatic response interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WU_F \
|
||||
(uint32_t)(0x08000000U) /*!< ST25R3916 212/424b/s Passive target interrupt: Active */
|
||||
#define ST25R3916_IRQ_MASK_RFU2 \
|
||||
(uint32_t)(0x04000000U) /*!< ST25R3916 RFU2 interrupt */
|
||||
#define ST25R3916_IRQ_MASK_WU_A_X \
|
||||
(uint32_t)(0x02000000U) /*!< ST25R3916 106kb/s Passive target state interrupt: Active* */
|
||||
#define ST25R3916_IRQ_MASK_WU_A \
|
||||
(uint32_t)(0x01000000U) /*!< ST25R3916 106kb/s Passive target state interrupt: Active */
|
||||
|
||||
/*
|
||||
******************************************************************************
|
||||
@@ -116,7 +149,6 @@
|
||||
******************************************************************************
|
||||
*/
|
||||
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
* \brief Wait until an ST25R3916 interrupt occurs
|
||||
@@ -134,7 +166,7 @@
|
||||
*
|
||||
*****************************************************************************
|
||||
*/
|
||||
uint32_t st25r3916WaitForInterruptsTimed( uint32_t mask, uint16_t tmo );
|
||||
uint32_t st25r3916WaitForInterruptsTimed(uint32_t mask, uint16_t tmo);
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -150,7 +182,7 @@ uint32_t st25r3916WaitForInterruptsTimed( uint32_t mask, uint16_t tmo );
|
||||
*
|
||||
*****************************************************************************
|
||||
*/
|
||||
uint32_t st25r3916GetInterrupt( uint32_t mask );
|
||||
uint32_t st25r3916GetInterrupt(uint32_t mask);
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -161,7 +193,7 @@ uint32_t st25r3916GetInterrupt( uint32_t mask );
|
||||
*
|
||||
*****************************************************************************
|
||||
*/
|
||||
void st25r3916InitInterrupts( void );
|
||||
void st25r3916InitInterrupts(void);
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -173,7 +205,7 @@ void st25r3916InitInterrupts( void );
|
||||
* \param[in] set_mask : bit mask to be set on the interrupt mask
|
||||
*****************************************************************************
|
||||
*/
|
||||
void st25r3916ModifyInterrupts( uint32_t clr_mask, uint32_t set_mask );
|
||||
void st25r3916ModifyInterrupts(uint32_t clr_mask, uint32_t set_mask);
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -182,7 +214,7 @@ void st25r3916ModifyInterrupts( uint32_t clr_mask, uint32_t set_mask );
|
||||
* Checks received interrupts and saves the result into global params
|
||||
*****************************************************************************
|
||||
*/
|
||||
void st25r3916CheckForReceivedInterrupts( void );
|
||||
void st25r3916CheckForReceivedInterrupts(void);
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -191,7 +223,7 @@ void st25r3916CheckForReceivedInterrupts( void );
|
||||
* This function modiefies the interupt
|
||||
*****************************************************************************
|
||||
*/
|
||||
void st25r3916Isr( void );
|
||||
void st25r3916Isr(void);
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -204,7 +236,7 @@ void st25r3916Isr( void );
|
||||
*
|
||||
*****************************************************************************
|
||||
*/
|
||||
void st25r3916EnableInterrupts( uint32_t mask );
|
||||
void st25r3916EnableInterrupts(uint32_t mask);
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -216,7 +248,7 @@ void st25r3916EnableInterrupts( uint32_t mask );
|
||||
*
|
||||
*****************************************************************************
|
||||
*/
|
||||
void st25r3916DisableInterrupts( uint32_t mask );
|
||||
void st25r3916DisableInterrupts(uint32_t mask);
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -224,7 +256,7 @@ void st25r3916DisableInterrupts( uint32_t mask );
|
||||
*
|
||||
*****************************************************************************
|
||||
*/
|
||||
void st25r3916ClearInterrupts( void );
|
||||
void st25r3916ClearInterrupts(void);
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -233,7 +265,7 @@ void st25r3916ClearInterrupts( void );
|
||||
* \param[in] mask: mask indicating the interrupts to be cleared and enabled
|
||||
*****************************************************************************
|
||||
*/
|
||||
void st25r3916ClearAndEnableInterrupts( uint32_t mask );
|
||||
void st25r3916ClearAndEnableInterrupts(uint32_t mask);
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -241,7 +273,7 @@ void st25r3916ClearAndEnableInterrupts( uint32_t mask );
|
||||
*
|
||||
*****************************************************************************
|
||||
*/
|
||||
void st25r3916IRQCallbackSet( void (*cb)( void ) );
|
||||
void st25r3916IRQCallbackSet(void (*cb)(void));
|
||||
|
||||
/*!
|
||||
*****************************************************************************
|
||||
@@ -249,7 +281,7 @@ void st25r3916IRQCallbackSet( void (*cb)( void ) );
|
||||
*
|
||||
*****************************************************************************
|
||||
*/
|
||||
void st25r3916IRQCallbackRestore( void );
|
||||
void st25r3916IRQCallbackRestore(void);
|
||||
|
||||
#endif /* ST25R3916_IRQ_H */
|
||||
|
||||
|
||||
Reference in New Issue
Block a user